



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/803,646	03/18/2004	Daniel Morgan Crowell	ROC920030393US1	5349

30206 7590 03/26/2007
IBM CORPORATION
ROCHESTER IP LAW DEPT. 917
3605 HIGHWAY 52 NORTH
ROCHESTER, MN 55901-7829

EXAMINER

TRUONG, LOAN

ART UNIT	PAPER NUMBER
----------	--------------

2114

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	03/26/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

Office Action Summary	Application No. 10/803,646	Applicant(s) CROWELL ET AL.	
	Examiner LOAN TRUONG	Art Unit 2114	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 12/18/2006.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-25 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☒ Claim(s) 24 and 25 is/are allowed.
- 6) ☒ Claim(s) 1-8, 10-18 and 20-23 is/are rejected.
- 7) ☒ Claim(s) 9 and 19 is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 18 March 2004 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. _____.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- | | |
|---|---|
| 1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892) | 4) <input type="checkbox"/> Interview Summary (PTO-413) |
| 2) <input type="checkbox"/> Notice of Draftperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08) | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____ |

DETAILED ACTION

1. This office action is in response to the amendment filed December 18, 2006 in application 10/803,646.
2. The Examiner acknowledged that claims 1-25 are presented to examination. Claims 1, 3, 11, 13 and 22-23 are amended and claims 24-25 are newly added.

Response to Arguments

3. Applicant's arguments with respect to claims 1-23 have been considered but are moot in view of the new ground(s) of rejection.

Allowable Subject Matter

4. Claims 24 and 25 are allowed.

The following is a statement of reasons for the indication of allowable subject matter:

The examiner deem claims 24 and 25 as novel when read as a whole for the limitations of initiating a boot operation and after initiation of and during performance of the boot operation, detecting a failure and initiating a targeted diagnostic operation on at least one hardware device in response to the detected failure and logging an error detected by the targeted diagnostic operation and discarding an error log generated during the boot operation prior to initiating the targeted diagnostic operation.

5. Claims 9 and 19 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Any comments considered necessary by applicant must be submitted no later than the payment of the issue fee and, to avoid processing delays, should preferably accompany the issue fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for Allowance."

Claim Rejections - 35 USC § 101

35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

6. Claims 22-23 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.

In regards to claims 22-23, applicant claims a program product comprising of program code, the descriptions or expressions of the programs are not physical "things." They are neither computer components nor statutory processes, as they are not "acts" being performed. Such claimed computer programs do not define any structural and functional interrelationships between the computer program and other claimed elements of a computer, which permit the computer program's functionality to be realized. Therefore, the specified claims do not fall within the statutory category for patentability and therefore, is non-statutory. See MPEP § 2106. Claim 23 depends on claim 22 further specify the computer readable signal includes a recordable medium which does not make independent claim 22 overcome the 35 USC 101 rejection. Applicant's specification (*page 10 lines 3-20*) specify computer readable signal bearing media include but are not limited to recordable type media and transmission type media. Examiner

suggests changing the program product to stored on a recordable medium and execute a set of instruction by a computer system to produce a tangible result.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

7. Claims 1-8, 10-18 and 20-23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Cepulis et al. (US 6,496,945) in further view of Martin et al. (US 6,640,316).

In regard to claim 1, Cepulis et al. disclosed a method of booting a computer, the method comprising:

initiating a boot operation (*POST, col. 2 lines 23-30*);

completing the boot operation after initiating the diagnostic operation (*continue with initialization, fig. 2, 216*).

Cepulis et al. does not explicitly teach a method of booting a computer comprising: detecting a failure after initiation of and during performance of the boot operation; and attempting to identify a source of the failure by initiating a targeted diagnostic operation on at least one hardware device in the computer that is a potential source of the failure in response to detecting the failure.

Martin et al. teach the boot recovery of simple boot bios by implementing a method to modified simple boot operation to perform a full POST routine that includes one or more diagnostic modules based on the boot flag register (*fig. 2, 206*) when operating system found a problem and requested a diagnostic boot to be run on current boot session (*table 2, col. 6 lines 1-30*) and the method to override simple boot diagnostic in the case error flag or user modifying system configuration (*fig. 3, col. 7 lines 45-52*).

It would have been obvious to modify the method of Cepulis et al. by adding Martine et al. boot recovery. A person of ordinary skill in the art at the time of applicant's invention would have been motivated to make the modification because it would modify the booting scheme when corruptions occurred to perform a full post routine that includes one or more diagnostic modules (*col. 1 lines 56-63*).

In regard to claim 2, Cepulis et al. disclosed the method of claim 1, wherein the boot operation comprises a fast boot operation (*during boot-up, the BIOS code reads the failed device log to determine which logical devices were previously reported as failed to create a logical resource map, col. 2 lines 57-63*).

It is inherent that by utilizing the FDL stored in the NVRAM for initialization, it would equate to a faster boot operation as compared to doing the diagnostic within each boot operation.

In regard to claim 3, Cepulis et al. disclosed the method of claim 1, wherein the failure is associated with a failed hardware device (*POST routines to test each device, col. 2 lines 23-30*),

Cepulis does not teach detecting the failure is performed prior to performing a diagnostic operation on the failed hardware device to attempt to identify the source of the failure.

Martin et al. teach the boot recovery of simple boot bios by implementing a method to modified simple boot operation to perform a full POST routine that includes one or more diagnostic modules based on the boot flag register (*fig. 2, 206*) when operating system found a problem and requested a diagnostic boot to be run on current boot session (*table 2, col. 6 lines 1-30*) and the method to override simple boot diagnostic in the case error flag or user modifying system configuration (*fig. 3, col. 7 lines 45-52*).

Refer to claim 1 for motivational statement.

In regard to claim 4, Cepulis et al. disclosed the method of claim 1, wherein initiating the targeted diagnostic operation identifies a failed hardware device, the method further comprising isolating the failed hardware device responsive to the targeted diagnostic operation (*continue with initialization and only report available logical devices to O/S, fig. 2, 216*).

In regard to claim 5, Cepulis et al. disclosed the method of claim 4, wherein isolating the failed hardware device comprises deconfiguring the failed hardware device (*continue with initialization and only report available logical devices to O/S, fig. 2, 216*).

In regard to claim 6, Cepulis et al. disclosed the method of claim 4, further comprising reconfiguring the computer to account for isolating the failed hardware device in response to the

targeted diagnostic operation (*continue with initialization and only report available logical devices to O/S, fig. 2, 216*).

In regard to claim 7, Cepulis et al. disclosed the method of claim 1, wherein the targeted diagnostic operation is initiated in response to a detected failure only for those hardware devices that are potential sources of the detected failure (*read failed device log from NVRAM and tag logical resources that correspond to failed physical device as not available, fig. 2, 204, 212*).

In regard to claim 8, Cepulis et al. disclosed the method of claim 1, further comprising logging an error detected by the targeted diagnostic operation (*failed device log from NVRAM, fig. 2, 204*).

In regard to claim 10, Cepulis et al. disclosed the method of claim 1, wherein detecting the failure, initiating the targeted diagnostic operation (*read failed device log from NVRAM and tag logical resources that correspond to failed physical device as not available, fig. 2, 204, 212*) and completing the boot operation are performed without user intervention (*continue with initialization, fig. 2, 216*).

In regard to claim 11, Cepulis et al. disclosed an apparatus, comprising:
at least one processor (*CPU 0-n, fig. 1, 102*); and
program code (*BIOS code, fig. 1, 122*) configured to be executed by the at least one processor to initiate a boot operation (*one of the CPU is designated as the "boot strap"*

processor, col. 7 lines 1-9), detect a failure after initiation of and during performance of the boot operation (during execution of POST routines various devices are tested to ascertain whether each device is working properly, col. 2 lines 23-30), and complete the boot operation after initiating the targeted diagnostic operation (continue with initialization, fig. 2, 216).

Cepulis et al. does not teach the apparatus comprising: attempting to identify a source of the failure by initiating a targeted diagnostic operation on at least one hardware device that is a potential source of the failure in response to detecting the failure.

Martin et al. teach the boot recovery of simple boot bios by implementing a method to modified simple boot operation to perform a full POST routine that includes one or more diagnostic modules based on the boot flag register (*fig. 2, 206*) when operating system found a problem and requested a diagnostic boot to be run on current boot session (*table 2, col. 6 lines 1-30*) and the method to override simple boot diagnostic in the case error flag or user modifying system configuration (*fig. 3, col. 7 lines 45-52*).

Refer to claim 1 for motivational statement.

In regard to claim 12, Cepulis et al. disclosed the apparatus of claim 11, wherein the boot operation comprises a fast boot operation (*during boot-up, the BIOS code reads the failed device log to determine which logical devices were previously reported as failed to create a logical resource map, col. 2 lines 57-63*).

It is inherent that by utilizing the FDL stored in the NVRAM for initialization, it would equate to a faster boot operation as compared to doing the diagnostic within each boot operation.

In regard to claim 13, Cepulis et al. disclosed the apparatus of claim 11, wherein the failure is associated with a failed hardware device, and wherein the program code (*BIOS code, fig. 1, 122*) is configured to detect the failure (*FDL of NVRAM, fig. 2, 132*).

Cepulis et al. does not teach the apparatus of detecting the failure prior to performing a diagnostic operation on the failed hardware device to attempt to identify the source of the failure.

Martin et al. teach the boot recovery of simple boot bios by implementing a method to modified simple boot operation to perform a full POST routine that includes one or more diagnostic modules based on the boot flag register (*fig. 2, 206*) when operating system found a problem and requested a diagnostic boot to be run on current boot session (*table 2, col. 6 lines 1-30*) and the method to override simple boot diagnostic in the case error flag or user modifying system configuration (*fig. 3, col. 7 lines 45-52*).

Refer to claim 1 for motivational statement.

In regard to claim 14, Cepulis et al. disclosed the apparatus of claim 11, wherein the program code (*BIOS code, fig. 1, 122*) is configured to identify a failed hardware device in response to initiating the targeted diagnostic operation (*FDL of NVRAM, fig. 2, 132*), and wherein the program code (*BIOS code, fig. 1, 122*) is further configured to isolate the failed hardware device responsive to the targeted diagnostic operation (*continue with initialization and only report available logical devices to O/S, fig. 2, 216*).

In regard to claim 15, Cepulis et al disclosed the apparatus of claim 14, wherein the program code is configured to isolate the failed hardware device by deconfiguring the failed hardware device (*continue with initialization and only report available logical devices to O/S, fig. 2, 216*).

In regard to claim 16, Cepulis et al. disclosed the apparatus of claim 14, wherein the program code is further configured to reconfigure the apparatus to account for isolating the failed hardware device in response to the targeted diagnostic operation (*continue with initialization and only report available logical devices to O/S, fig. 2, 216*).

In regard to claim 17, Cepulis et al. disclosed the apparatus of claim 11, wherein the targeted diagnostic operation is initiated in response to a detected failure only for those hardware devices that are potential sources of the detected failure (*read failed device log from NVRAM and tag logical resources that correspond to failed physical device as not available, fig. 2, 204, 212*).

In regard to claim 18, Cepulis et al. disclosed the apparatus of claim 11, wherein the program code is further configured to log an error detected by the targeted diagnostic operation (*failed device log from NVRAM, fig. 2, 204*).

In regard to claim 20, Cepulis et al. disclosed the apparatus of claim 11, wherein the program code is configured to detect the failure, initiate the targeted diagnostic operation (*read failed device log from NVRAM and tag logical resources that correspond to failed physical*

device as not available, fig. 2, 204, 212) and complete the boot operation without user intervention (continue with initialization, fig. 2, 216).

In regard to claim 21, Cepulis et al. disclosed the apparatus of claim 20, wherein the at least one processor includes a service processor, wherein at least a portion of the program code (*BIOS code, fig. 1, 122*) is configured to be executed by the service processor (*one of the CPU is designated as the "boot strap" processor, col. 7 lines 1-9*).

In regard to claim 22, Cepulis et al. disclosed a program product, comprising:
program code (*BIOS code, fig. 1, 122*) configured to initiate a boot operation on a computer (*one of the CPU is designated as the "boot strap" processor, col. 7 lines 1-9*), detect a failure after initiation of and during performance of the boot operation (*During execution of POST routines various devices are tested to ascertain whether each device is working properly, col. 2 lines 23-30*), and complete the boot operation after initiating the targeted diagnostic operation (*continue with initialization, fig. 2, 216*); and

a physical computer readable signal bearing medium bearing the program code (*ISA bus, fig. 2, 120*).

Cepulis et al. does not teach a program product comprising: program code configured to attempt to identify a source of the failure by initiating a targeted diagnostic operation on at least one hardware device in the computer that is a potential source of the failure in response to detecting the failure.

Martin et al. teach the boot recovery of simple boot bios by implementing a method to modified simple boot operation to perform a full POST routine that includes one or more diagnostic modules based on the boot flag register (*fig. 2, 206*) when operating system found a problem and requested a diagnostic boot to be run on current boot session (*table 2, col. 6 lines 1-30*) and the method to override simple boot diagnostic in the case error flag or user modifying system configuration (*fig. 3, col. 7 lines 45-52*).

Refer to claim 1 for motivational statement.

In regard to claim 23, Cepulis et al. disclosed the program product of claim 22, wherein the computer readable signal bearing medium (*ISA bus, fig. 2, 120*) includes a recordable medium (*NVRAM, fig. 2, 132*).

Conclusion

8. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. See PTO 892.

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to LOAN TRUONG whose telephone number is (571) 272-2572. The examiner can normally be reached on M-F from 8am-4pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, SCOTT BADERMAN can be reached on (571) 272-3644. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Loan Truong
Patent Examiner
Art Unit: 2114



SCOTT BADERMAN
SUPERVISORY PATENT EXAMINER